Sciweavers

968 search results - page 49 / 194
» A faster implementation of APlace
Sort
View
AFRICACRYPT
2010
Springer
15 years 10 months ago
Parallel Shortest Lattice Vector Enumeration on Graphics Cards
In this paper we present an algorithm for parallel exhaustive search for short vectors in lattices. This algorithm can be applied to a wide range of parallel computing systems. To ...
Jens Hermans, Michael Schneider 0002, Johannes Buc...
ARITH
2009
IEEE
15 years 10 months ago
Energy and Delay Improvement via Decimal Floating Point Units
Interest in decimal arithmetic increased considerably in recent years. This paper presents new designs for decimal floating point (DFP) addition, multiplication, fused multiplyad...
Hossam A. H. Fahmy, Ramy Raafat, Amira M. Abdel-Ma...
KBSE
2008
IEEE
15 years 10 months ago
Using n-grams to rapidly characterise the evolution of software code
Text-based approaches to the analysis of software evolution are attractive because of the fine-grained, token-level comparisons they can generate. The use of such approaches has, ...
Austen Rainer, Peter C. R. Lane, James A. Malcolm,...
IPPS
2007
IEEE
15 years 10 months ago
A CAM Emulator Using Look-Up Table Cascades
An address table relates k different registered vectors to the addresses from 1 to k. An address generation function represents the address table. This paper presents a realizatio...
Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura
ASAP
2006
IEEE
106views Hardware» more  ASAP 2006»
15 years 10 months ago
Throughput Optimized SHA-1 Architecture Using Unfolding Transformation
In this paper, we analyze the theoretical delay bound of the SHA-1 algorithm and propose architectures to achieve high throughput hardware implementations which approach this boun...
Yong Ki Lee, Herwin Chan, Ingrid Verbauwhede