Sciweavers

1013 search results - page 36 / 203
» A hardware implementation of realloc function
Sort
View
DATE
2008
IEEE
81views Hardware» more  DATE 2008»
14 years 2 months ago
Practical Implementation of a Network Analyzer for Analog BIST Applications
This paper presents a practical implementation of a network analyzer for analog BIST applications. The network analyzer consists of a sinewave generator and a sinewave evaluator b...
Manuel J. Barragan Asian, Diego Vázquez, Ad...
FPT
2005
IEEE
132views Hardware» more  FPT 2005»
14 years 1 months ago
Implementation of Gabor-Type Filters on Field Programmable Gate Arrays
Although biological visual systems have been widely studied at the physiological, psychophysical and functional levels, our understanding of its signal processing mechanisms is st...
Ocean Y. H. Cheung, Philip Heng Wai Leong, Eric K....
IJON
2006
73views more  IJON 2006»
13 years 7 months ago
Selective attention implemented with dynamic synapses and integrate-and-fire neurons
Selective attention is a process widely used by biological sensory systems to overcome the problem of limited parallel processing capacity: salient subregions of the input stimuli...
Chiara Bartolozzi, Giacomo Indiveri
ISCAS
1999
IEEE
82views Hardware» more  ISCAS 1999»
14 years 3 days ago
Regular symmetric arrays for non-symmetric functions
A new class of non-totally symmetric functions which can be represented as simple regular symmetric arrays without redundancy is identified. Regular circuits are becoming crucialy...
Malgorzata Chrzanowska-Jeske
DSD
2008
IEEE
125views Hardware» more  DSD 2008»
14 years 2 months ago
On the Complexity of Error Detection Functions for Redundant Residue Number Systems
This paper considers a single-digit error detection in a Redundant Residue Number System (RRNS). Let f be the function that denotes the set of legitimate codes of an RRNS. To anal...
Tsutomu Sasao, Yukihiro Iguchi