Sciweavers

1013 search results - page 68 / 203
» A hardware implementation of realloc function
Sort
View
AHS
2006
IEEE
142views Hardware» more  AHS 2006»
14 years 2 months ago
On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition
To increase the flexibility of single-chip evolvable hardware systems, we explore possibilities of systems with the evolutionary algorithm implemented in software on an onchip pr...
Kyrre Glette, Jim Torresen, Moritoshi Yasunaga, Yo...
IPPS
2000
IEEE
14 years 9 days ago
Augmenting Modern Superscalar Architectures with Configurable Extended Instructions
The instruction sets of general-purpose microprocessors are designed to offer good performance across a wide range of programs. The size and complexity of the instruction sets, how...
Xianfeng Zhou, Margaret Martonosi
FCCM
2005
IEEE
96views VLSI» more  FCCM 2005»
14 years 1 months ago
FPGA-Based CDMA Switch for Networks-on-Chip
This paper presents timing and area results for an FPGA implementation of a CDMA-based switch for networkson-chip. The design was mapped onto the Xilinx Virtex4 XC4VLX200 device u...
Daewook Kim, Manho Kim, Gerald E. Sobelman
AIA
2007
13 years 9 months ago
Embedded harmonic control for dynamic trajectory planning on FPGA
This paper presents a parallel hardware implementation of a well-known navigation control method on reconfigurable digital circuits. Trajectories are estimated after an iterated ...
Bernard Girau, Amine M. Boumaza
INFORMATICALT
2002
54views more  INFORMATICALT 2002»
13 years 7 months ago
Separation Of Concerns in Multi-language Specifications
Abstract. We present an analysis of the separation of concerns in multi-language design and multilanguage specifications. The basis for our analysis is the paradigm of the multi-di...
Robertas Damasevicius, Vytautas Stuikys