Sciweavers

2209 search results - page 372 / 442
» A high performance JPEG2000 architecture
Sort
View
MATA
2004
Springer
115views Communications» more  MATA 2004»
14 years 2 months ago
AgentViz: A Visualization System for Mobile Agents
Although inexpensive, high performance computer graphics hardware has become commonly available, its application in the mobile agent and networking fields has thus far been limite...
Ken Deeter, Son T. Vuong
DATE
2003
IEEE
93views Hardware» more  DATE 2003»
14 years 2 months ago
Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip
Managing the complexity of designing chips containing billions of transistors requires decoupling computation from communication. For the communication, scalable and compositional...
Edwin Rijpkema, Kees G. W. Goossens, Andrei Radule...
DATE
2003
IEEE
98views Hardware» more  DATE 2003»
14 years 2 months ago
Using Formal Techniques to Debug the AMBA System-on-Chip Bus Protocol
System-on-chip (SoC) designs use bus protocols for high performance data transfer among the Intellectual Property (IP) cores. These protocols incorporate advanced features such as...
Abhik Roychoudhury, Tulika Mitra, S. R. Karri
ICPP
2003
IEEE
14 years 2 months ago
Scheduling Algorithms with Bus Bandwidth Considerations for SMPs
The bus that connects processors to memory is known to be a major architectural bottleneck in SMPs. However, both software and scheduling policies for these systems generally focu...
Christos D. Antonopoulos, Dimitrios S. Nikolopoulo...
CASES
2003
ACM
14 years 2 months ago
Reducing code size with echo instructions
In an embedded system, the cost of storing a program onchip can be as high as the cost of a microprocessor. Compressing an application’s code to reduce the amount of memory requ...
Jeremy Lau, Stefan Schoenmackers, Timothy Sherwood...