Sciweavers

2209 search results - page 55 / 442
» A high performance JPEG2000 architecture
Sort
View
SECON
2008
IEEE
14 years 2 months ago
A Multi-AP Architecture for High-Density WLANs: Protocol Design and Experimental Evaluation
—Fast proliferation of IEEE 802.11 wireless devices has led to the emergence of High-Density (HD) Wireless Local Area Networks (WLANs), where it is challenging to improve the thr...
Yanfeng Zhu, Zhisheng Niu, Qian Zhang, Bo Tan, Zhi...
ANCS
2008
ACM
13 years 9 months ago
Low power architecture for high speed packet classification
Today's routers need to perform packet classification at wire speed in order to provide critical services such as traffic billing, priority routing and blocking unwanted Inte...
Alan Kennedy, Xiaojun Wang, Zhen Liu, Bin Liu
ISCA
2005
IEEE
81views Hardware» more  ISCA 2005»
14 years 1 months ago
The Impact of Performance Asymmetry in Emerging Multicore Architectures
Performance asymmetry in multicore architectures arises when individual cores have different performance. Building such multicore processors is desirable because many simple cores...
Saisanthosh Balakrishnan, Ravi Rajwar, Michael Upt...
HPCA
2005
IEEE
14 years 1 months ago
Microarchitectural Wire Management for Performance and Power in Partitioned Architectures
Future high-performance billion-transistor processors are likely to employ partitioned architectures to achieve high clock speeds, high parallelism, low design complexity, and low...
Rajeev Balasubramonian, Naveen Muralimanohar, Kart...
IPPS
2000
IEEE
13 years 11 months ago
Developing an Open Architecture for Performance Data Mining
Performance analysis of high performance systems is a difficult task. Current tools have proven successful in analysis tasks but their implementation is limited in several respects...
David B. Pierce, Diane T. Rover