Sciweavers

159 search results - page 7 / 32
» A high throughput 3D-bus interconnect for network processors
Sort
View
ICA3PP
2005
Springer
14 years 26 days ago
Evaluation of Interconnection Network Performance Under Heavy Non-uniform Loads
Abstract. Many simulation-based performance studies of interconnection networks are carried out using synthetic workloads under the assumption of independent traffic sources. We sh...
Cruz Izu, José Miguel-Alonso, José A...
IPPS
1996
IEEE
13 years 11 months ago
Benefits of Processor Clustering in Designing Large Parallel Systems: When and How?
Advances in multiprocessor interconnect technologyare leading to high performance networks. However, software overheadsassociated with message passing are limiting the processors ...
Debashis Basak, Dhabaleswar K. Panda, Mohammad Ban...
HPCA
2003
IEEE
14 years 7 months ago
Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks
Originally developed to connect processors and memories in multicomputers, prior research and design of interconnection networks have focused largely on performance. As these netw...
Li Shang, Li-Shiuan Peh, Niraj K. Jha
IPPS
1998
IEEE
13 years 11 months ago
HIPIQS: A High-Performance Switch Architecture Using Input Queuing
Switch-based interconnects are used in a number of application domains including parallel system interconnects, local area networks, and wide area networks. However, very few swit...
Rajeev Sivaram, Craig B. Stunkel, Dhabaleswar K. P...
ISCC
1999
IEEE
111views Communications» more  ISCC 1999»
13 years 11 months ago
Structure and Performance Evaluation of a Replicated Banyan Network Based ATM Switch
Banyan networks are commonly used as interconnection structures in ATM switches. This paper is concerned with the replication technique which was applied to the standard banyan ne...
Moustafa A. Youssef, Mohamed N. El-Derini, Hussein...