Sciweavers

315 search results - page 23 / 63
» A low complexity hardware architecture for motion estimation
Sort
View
DATE
2006
IEEE
119views Hardware» more  DATE 2006»
14 years 1 months ago
Performance evaluation for system-on-chip architectures using trace-based transaction level simulation
The ever increasing complexity and heterogeneity of modern System-on-Chip (SoC) architectures make an early and systematic exploration of alternative solutions mandatory. Efficien...
Thomas Wild, Andreas Herkersdorf, Rainer Ohlendorf
ARC
2008
Springer
112views Hardware» more  ARC 2008»
13 years 9 months ago
Lossless Compression for Space Imagery in a Dynamically Reconfigurable Architecture
Abstract. This paper presents a novel dynamically reconfigurable hardware architecture for lossless compression and its optimization for space imagery. The proposed system makes us...
Xiaolin Chen, Cedric Nishan Canagarajah, Raffaele ...
RTAS
2008
IEEE
14 years 2 months ago
Hybrid Timing Analysis of Modern Processor Pipelines via Hardware/Software Interactions
Embedded systems are often subject to constraints that require determinism to ensure that task deadlines are met. Such systems are referred to as real-time systems. Schedulability...
Sibin Mohan, Frank Mueller
ISCAS
2003
IEEE
103views Hardware» more  ISCAS 2003»
14 years 28 days ago
Low delay rate-control in video transcoding
In order to obtain optimal visual quality while meeting the bit rate requirements, a video transcoder needs efficient rate-control with fine and dynamic adjustments. This paper pr...
Yu Sun, Xiaohui Wei, Ishfaq Ahmad
SIPS
2006
IEEE
14 years 1 months ago
A Low Cost Packet Detector in OFDM-Based Ultra-Wideband Systems
Multiband orthogonal frequency-division multiplexing (MB-OFDM) systems employ frequency-hopping technology to achieve the capabilities of multiple access and frequency diversity. ...
Jyh-Ting Lai, Chun-Yuan Chu, An-Yeu Wu, Wen-Chiang...