Sciweavers

444 search results - page 78 / 89
» A low power high performance switched-current multiplier
Sort
View
ICES
2005
Springer
177views Hardware» more  ICES 2005»
14 years 3 months ago
Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs
Evolvable Hardware arises as a promising solution for automatic digital synthesis of digital and analog circuits. During the last decade, a special interest has been focused on evo...
Andres Upegui, Eduardo Sanchez
DATE
2010
IEEE
168views Hardware» more  DATE 2010»
14 years 2 months ago
A new placement algorithm for the mitigation of multiple cell upsets in SRAM-based FPGAs
Modern FPGAs have been designed with advanced integrated circuit techniques that allow high speed and low power performance, joined to reconfiguration capabilities. This makes new...
Luca Sterpone, Niccolò Battezzati
IPPS
2002
IEEE
14 years 2 months ago
Massively Parallel Solutions for Molecular Sequence Analysis
In this paper we present new approaches to high performance protein database scanning on two novel massively parallel architectures to gain supercomputer power at low cost. The ï¬...
Bertil Schmidt, Heiko Schröder, Manfred Schim...
ESOA
2006
14 years 1 months ago
ASOS: An Adaptive Self-organizing Protocol for Surveillance and Routing in Sensor Networks
We present a simple model of self-organization for sensor networks that addresses two conflicting requirements: hazard situations should be reported to a sink node with as little ...
Jorge Simão
ISCA
1997
IEEE
93views Hardware» more  ISCA 1997»
14 years 1 months ago
The Energy Efficiency of IRAM Architectures
Portable systems demand energy efficiency in order to maximize battery life. IRAM architectures, which combine DRAM and a processor on the same chip in a DRAM process, are more en...
Richard Fromm, Stylianos Perissakis, Neal Cardwell...