Sciweavers

288 search results - page 12 / 58
» A memory system design framework: creating smart memories
Sort
View
ASPLOS
2011
ACM
12 years 11 months ago
Mnemosyne: lightweight persistent memory
New storage-class memory (SCM) technologies, such as phasechange memory, STT-RAM, and memristors, promise user-level access to non-volatile storage through regular memory instruct...
Haris Volos, Andres Jaan Tack, Michael M. Swift
IEEEPACT
2009
IEEE
14 years 2 months ago
StealthTest: Low Overhead Online Software Testing Using Transactional Memory
—Software testing is hard. The emergence of multicore architectures and the proliferation of bugprone multithreaded software makes testing even harder. To this end, researchers h...
Jayaram Bobba, Weiwei Xiong, Luke Yen, Mark D. Hil...
DATE
2007
IEEE
174views Hardware» more  DATE 2007»
14 years 2 months ago
ATLAS: a chip-multiprocessor with transactional memory support
Chip-multiprocessors are quickly becoming popular in embedded systems. However, the practical success of CMPs strongly depends on addressing the difficulty of multithreaded appli...
Njuguna Njoroge, Jared Casper, Sewook Wee, Yuriy T...
JSW
2006
111views more  JSW 2006»
13 years 7 months ago
AppBus: Mobile Device Application Collaboration via Short Term Memory
The increasing quality of computation and connectivity on mobile devices has motivated a need for data-sharing between resident services. Most such services rely on the user to tra...
Craig Janssen, Michael Pearce, Shriram Kollipara, ...
ISAAC
2009
Springer
114views Algorithms» more  ISAAC 2009»
14 years 2 months ago
Good Programming in Transactional Memory
Abstract. In a multicore transactional memory (TM) system, concurrent execution threads interact and interfere with each other through shared memory. The less interference a progra...
Raphael Eidenbenz, Roger Wattenhofer