Sciweavers

172 search results - page 30 / 35
» A multiprocessor architecture for the massively parallel mod...
Sort
View
PPOPP
2010
ACM
14 years 1 months ago
Load balancing on speed
To fully exploit multicore processors, applications are expected to provide a large degree of thread-level parallelism. While adequate for low core counts and their typical worklo...
Steven Hofmeyr, Costin Iancu, Filip Blagojevic
ICDCSW
2002
IEEE
13 years 12 months ago
Real-Time Processing of Media Streams: A Case for Event-Based Interaction
There are many challenges in devising solutions for online content processing of live networked multimedia sessions. These include the computational complexity of feature extracti...
Viktor S. Wold Eide, Frank Eliassen, Olav Lysne, O...
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
14 years 1 months ago
Multiple Instruction Stream Processor
Microprocessor design is undergoing a major paradigm shift towards multi-core designs, in anticipation that future performance gains will come from exploiting threadlevel parallel...
Richard A. Hankins, Gautham N. Chinya, Jamison D. ...
IPPS
2009
IEEE
14 years 1 months ago
Scalable RDMA performance in PGAS languages
Partitioned Global Address Space (PGAS) languages provide a unique programming model that can span shared-memory multiprocessor (SMP) architectures, distributed memory machines, o...
Montse Farreras, George Almási, Calin Casca...
IEEEPACT
2005
IEEE
14 years 17 days ago
Maximizing CMP Throughput with Mediocre Cores
In this paper we compare the performance of area equivalent small, medium, and large-scale multithreaded chip multiprocessors (CMTs) using throughput-oriented applications. We use...
John D. Davis, James Laudon, Kunle Olukotun