Sciweavers

405 search results - page 17 / 81
» A novel cache architecture with enhanced performance and sec...
Sort
View
ACSC
2008
IEEE
14 years 2 months ago
A Local Broker enabled MobiPass architecture for enhancing trusted interaction efficiency
While mobile computing provides a potentially vast business opportunity for many industry participants, it also raises issues such as security and performance. This paper proposes...
Will Tao, Robert Steele
TCSV
2008
298views more  TCSV 2008»
13 years 7 months ago
TrustStream: A Secure and Scalable Architecture for Large-Scale Internet Media Streaming
Abstract--To effectively address the explosive growth of multimedia applications over the Internet, a large-scale media streaming system has to fully take into account the issues o...
Hao Yin, Chuang Lin, Qian Zhang, Zhijia Chen, Dape...
IEEEPACT
2006
IEEE
14 years 1 months ago
Branch predictor guided instruction decoding
Fast instruction decoding is a challenge for the design of CISC microprocessors. A well-known solution to overcome this problem is using a trace cache. It stores and fetches alrea...
Oliverio J. Santana, Ayose Falcón, Alex Ram...
GECCO
2006
Springer
253views Optimization» more  GECCO 2006»
13 years 11 months ago
A novel approach to optimize clone refactoring activity
Achieving a high quality and cost-effective tests is a major concern for software buyers and sellers. Using tools and integrating techniques to carry out low cost testing are chal...
Salah Bouktif, Giuliano Antoniol, Ettore Merlo, Ma...
MICRO
2007
IEEE
144views Hardware» more  MICRO 2007»
14 years 1 months ago
Process Variation Tolerant 3T1D-Based Cache Architectures
Process variations will greatly impact the stability, leakage power consumption, and performance of future microprocessors. These variations are especially detrimental to 6T SRAM ...
Xiaoyao Liang, Ramon Canal, Gu-Yeon Wei, David Bro...