Sciweavers

124 search results - page 6 / 25
» A power-configurable bus for embedded systems
Sort
View
ARC
2012
Springer
280views Hardware» more  ARC 2012»
12 years 3 months ago
Scalable Memory Hierarchies for Embedded Manycore Systems
As the size of FPGA devices grows following Moore’s law, it becomes possible to put a complete manycore system onto a single FPGA chip. The centralized memory hierarchy on typica...
Sen Ma, Miaoqing Huang, Eugene Cartwright, David L...
SIES
2007
IEEE
14 years 1 months ago
A Timed Multitasking Architecture for Distributed Embedded Systems
— The paper presents a software architecture for Distributed Timed Multitasking - a new model of computation that can be used to engineer open, and the same time, predictable emb...
Christo Angelov, Jesper Berthing
RTSS
2008
IEEE
14 years 1 months ago
Hardware Runtime Monitoring for Dependable COTS-Based Real-Time Embedded Systems
COTS peripherals are heavily used in the embedded market, but their unpredictability is a threat for high-criticality real-time systems: it is hard or impossible to formally verif...
Rodolfo Pellizzoni, Patrick O'Neil Meredith, Marco...
ASPDAC
2001
ACM
185views Hardware» more  ASPDAC 2001»
13 years 11 months ago
Power optimization and management in embedded systems
Power-efficient design requires reducing power dissipation in all parts of the design and during all stages of the design process subject to constraints on the system performance ...
Massoud Pedram
RTCSA
1999
IEEE
13 years 11 months ago
Scalable Architecture for Real-Time Applications and Use of Bus-Monitoring
The lifecycle for industrial applications are becoming shorter, the application complexity increases, performance is to low, fault tolerance is required, reuse of components is de...
Tommy Klevin, Lennart Lindh