Sciweavers

420 search results - page 58 / 84
» A pseudo-hierarchical methodology for high performance micro...
Sort
View
ISCA
1994
IEEE
117views Hardware» more  ISCA 1994»
14 years 25 days ago
Evaluating Stream Buffers as a Secondary Cache Replacement
Today's commodity microprocessors require a low latency memory system to achieve high sustained performance. The conventional high-performance memory system provides fast dat...
Subbarao Palacharla, Richard E. Kessler
IUI
2011
ACM
12 years 11 months ago
Protractor3D: a closed-form solution to rotation-invariant 3D gestures
Protractor 3D is a gesture recognizer that extends the 2D touch screen gesture recognizer Protractor [8] to 3D gestures. It inherits many of Protractor’s desirable properties, s...
Sven G. Kratz, Michael Rohs
CODES
2005
IEEE
14 years 2 months ago
Future processors: flexible and modular
The ability to continue increasing processor frequency and single thread performance is being severely limited by exponential increases in leakage and active power. To continue to...
Charlie Johnson, Jeff Welser
DATE
2002
IEEE
124views Hardware» more  DATE 2002»
14 years 1 months ago
Crosstalk Alleviation for Dynamic PLAs
—The dynamic programmable logic array (PLA) style has become popular in designing high-performance microprocessors because of its high speed and predictable routing delay. Howeve...
Tzyy-Kuen Tien, Tong-Kai Tsai, Shih-Chieh Chang
ICCAD
2007
IEEE
98views Hardware» more  ICCAD 2007»
14 years 5 months ago
Device-circuit co-optimization for mixed-mode circuit design via geometric programming
Modern processing technologies offer a number of types of devices such as high-VT , low-VT , thick-oxide, etc. in addition to the nominal transistor in order to meet system perfor...
Jintae Kim, Ritesh Jhaveri, Jason Woo, Chih-Kong K...