Sciweavers

1137 search results - page 87 / 228
» A study of slipstream processors
Sort
View
137
Voted
RTSS
2003
IEEE
15 years 9 months ago
Experimental Evaluation of Code Properties for WCET Analysis
This paper presents a quantification of the timing effects that advanced processor features like data and instruction cache, pipelines, branch prediction units and out-oforder ex...
Antoine Colin, Stefan M. Petters
144
Voted
ANSS
2002
IEEE
15 years 8 months ago
Scheduling a Job Mix in a Partitionable Parallel System
Efficient scheduling of jobs on parallel processors is essential for good performance. However, design of such schedulers is challenging because of the complex interaction between...
Helen D. Karatza, Ralph C. Hilzer Jr.
MICRO
2002
IEEE
118views Hardware» more  MICRO 2002»
15 years 8 months ago
Exploiting data-width locality to increase superscalar execution bandwidth
In a 64-bit processor, many of the data values actually used in computations require much narrower data-widths. In this study, we demonstrate that instruction data-widths exhibit ...
Gabriel H. Loh
119
Voted
ICS
2001
Tsinghua U.
15 years 8 months ago
Slice-processors: an implementation of operation-based prediction
We describe the Slice Processor micro-architecture that implements a generalized operation-based prefetching mechanism. Operation-based prefetchers predict the series of operation...
Andreas Moshovos, Dionisios N. Pnevmatikatos, Amir...
122
Voted
CEC
2008
IEEE
15 years 10 months ago
Parallel multi-objective optimization using Master-Slave model on heterogeneous resources
Abstract— In this paper, we study parallelization of multiobjective optimization algorithms on a set of hetergeneous resources based on the Master-Slave model. Master-Slave model...
Sanaz Mostaghim, Jürgen Branke, Andrew Lewis,...