Sciweavers

214 search results - page 37 / 43
» A system level design methodology for the optimization of he...
Sort
View
DAGSTUHL
2006
13 years 9 months ago
Pre-Routed FPGA Cores for Rapid System Construction in a Dynamic Reconfigurable System
This paper presents a method of constructing pre-routed FPGA cores which lays the foundations for a rapid system construction framework for dynamically reconfigurable computing sy...
Douglas L. Maskell, Timothy F. Oliver
ICCAD
2000
IEEE
109views Hardware» more  ICCAD 2000»
14 years 1 days ago
Latency-Guided On-Chip Bus Network Design
Abstract— Deep submicron technology scaling has two major ramifications on the design process. First, reduced feature size significantly increases wire delay, thus resulting in...
Milenko Drinic, Darko Kirovski, Seapahn Meguerdich...
WWW
2011
ACM
13 years 2 months ago
Survivability-oriented self-tuning of web systems
Running in a highly uncertain and changing environment, Web systems cannot always provide full set of services with optimal quality, especially when the workload is high or failur...
Bihuan Chen, Xin Peng, Yijun Yu, Wenyun Zhao
ICDE
2006
IEEE
206views Database» more  ICDE 2006»
14 years 9 months ago
Query Co-Processing on Commodity Hardware
The rapid increase in the data volumes for the past few decades has intensified the need for high processing power for database and data mining applications. Researchers have acti...
Anastassia Ailamaki, Naga K. Govindaraju, Dinesh M...
TPDS
2008
124views more  TPDS 2008»
13 years 7 months ago
Efficient Breadth-First Search on the Cell/BE Processor
Multicore processors are an architectural paradigm shift that promises a dramatic increase in performance. But, they also bring an unprecedented level of complexity in algorithmic ...
Daniele Paolo Scarpazza, Oreste Villa, Fabrizio Pe...