Sciweavers

341 search results - page 54 / 69
» A time predictable Java processor
Sort
View
VLSID
2002
IEEE
151views VLSI» more  VLSID 2002»
14 years 10 months ago
Mode Selection and Mode-Dependency Modeling for Power-Aware Embedded Systems
Among the many techniques for system-level power management, it is not currently possible to guarantee timing constraints and have a comprehensive system model at the same time. S...
Dexin Li, Pai H. Chou, Nader Bagherzadeh
RTSS
2006
IEEE
14 years 3 months ago
Tightening the Bounds on Feasible Preemption Points
Caches have become invaluable for higher-end architectures to hide, in part, the increasing gap between processor speed and memory access times. While the effect of caches on timi...
Harini Ramaprasad, Frank Mueller
ECOOP
2005
Springer
14 years 3 months ago
Sharing the Runtime Representation of Classes Across Class Loaders
One of the most distinctive features of the JavaT M programming language is the ability to specify class loading policies. Despite the popularity of class loaders, little has been ...
Laurent Daynès, Grzegorz Czajkowski
ADBIS
1995
Springer
155views Database» more  ADBIS 1995»
14 years 1 months ago
The MaStA I/O Cost Model and its Validation Strategy
Crash recovery in database systems aims to provide an acceptable level of protection from failure at a given engineering cost. A large number of recovery mechanisms are known, and...
S. Scheuerl, Richard C. H. Connor, Ronald Morrison...
PLDI
2010
ACM
14 years 2 months ago
Z-rays: divide arrays and conquer speed and flexibility
Arrays are the ubiquitous organization for indexed data. Throughout programming language evolution, implementations have laid out arrays contiguously in memory. This layout is pro...
Jennifer B. Sartor, Stephen M. Blackburn, Daniel F...