Sciweavers

1056 search results - page 21 / 212
» Accelerated Shift-and-Add Algorithms
Sort
View
CVIU
2010
267views more  CVIU 2010»
13 years 7 months ago
Accelerated hardware video object segmentation: From foreground detection to connected components labelling
This paper demonstrates the use of a single-chip FPGA for the segmentation of moving objects in a video sequence. The system maintains highly accurate background models, and integ...
Kofi Appiah, Andrew Hunter, Patrick Dickinson, Hon...
FCCM
1998
IEEE
169views VLSI» more  FCCM 1998»
14 years 1 months ago
Scalable Network Based FPGA Accelerators for an Automatic Target Recognition Application
Abstract Image processing, specifically Automatic Target Recognition (ATR) in Synthetic Aperture Radar (SAR) imagery, is an application area that can require tremendous processing ...
Ruth Sivilotti, Young Cho, Wen-King Su, Danny Cohe...
ECAI
2010
Springer
13 years 10 months ago
Case-Based Multiagent Reinforcement Learning: Cases as Heuristics for Selection of Actions
This work presents a new approach that allows the use of cases in a case base as heuristics to speed up Multiagent Reinforcement Learning algorithms, combining Case-Based Reasoning...
Reinaldo A. C. Bianchi, Ramon López de M&aa...
DATE
2007
IEEE
114views Hardware» more  DATE 2007»
14 years 4 months ago
Two-level microprocessor-accelerator partitioning
The integration of microprocessors and field-programmable gate array (FPGA) fabric on a single chip increases both the utility and necessity of tools that automatically move softw...
Scott Sirowy, Yonghui Wu, Stefano Lonardi, Frank V...
ESA
2009
Springer
190views Algorithms» more  ESA 2009»
14 years 4 months ago
Accelerating Multi-modal Route Planning by Access-Nodes
Recent research on fast route planning algorithms focused either on road networks or on public transportation. However, on the long run, we are interested in planning routes in a m...
Daniel Delling, Thomas Pajor, Dorothea Wagner