Sciweavers

11384 search results - page 296 / 2277
» Achieved IPC Performance
Sort
View
ICCD
2004
IEEE
87views Hardware» more  ICCD 2004»
14 years 7 months ago
Evaluating Techniques for Exploiting Instruction Slack
In many workloads, 25% to 50% of instructions have slack allowing them to be delayed without impacting performance. To exploit this slack, processors may implement more power-ef...
Yau Chin, John Sheu, David Brooks
ICCAD
2001
IEEE
108views Hardware» more  ICCAD 2001»
14 years 7 months ago
Placement Driven Retiming with a Coupled Edge Timing Model
Retiming is a widely investigated technique for performance optimization. It performs powerful modifications on a circuit netlist. However, often it is not clear, whether the pred...
Ingmar Neumann, Wolfgang Kunz
AINA
2009
IEEE
14 years 5 months ago
Optimization of iSCSI Remote Storage Access through Multiple Layers
iSCSI has a problem of drastic performance deterioration in the case of longer-latency. Thus, we have optimized iSCSI remote storage access through multiple layers. As a result, w...
Reika Higa, Kosuke Matsubara, Takao Okamawari, San...
ICASSP
2009
IEEE
14 years 5 months ago
Blind system identification for speech dereverberation with Forced Spectral Diversity
The common zeros problem for blind system identification (BSI) is well known. It degrades the performance of classic BSI algorithms and therefore imposes the limit on the perform...
Xiang Lin, Andy W. H. Khong, Patrick A. Naylor
IPPS
2006
IEEE
14 years 4 months ago
Multiprocessor on chip: beating the simulation wall through multiobjective design space exploration with direct execution
Design space exploration of multiprocessors on chip requires both automatic performance analysis techniques and efficient multiprocessors configuration performance evaluation. Pr...
Riad Ben Mouhoub, Omar Hammami