Sciweavers

1427 search results - page 260 / 286
» Achieving High Performance with FPGA-Based Computing
Sort
View
WMCSA
2009
IEEE
14 years 2 months ago
A case for application aware channel access in wireless networks
The increasing reliance of users on wireless networks for Internet connectivity has posed two significant challenges for mobile networking research. The first challenge is to pr...
Ashish Sharma, Elizabeth M. Belding
BROADNETS
2007
IEEE
14 years 1 months ago
High-speed wireless backbones: measurements from MagNets
— The long-standing vision of ubiquitous Internet access requires high-speed wireless networks that sustain 100 Mbps or more. While existing hardware already supports these speed...
Alessio Botta, Antonio Pescapè, Giorgio Ven...
NETCOOP
2007
Springer
14 years 1 months ago
How Expensive Is Link Utilization?
Understanding the relationship between queueing delays and link utilization for general traffic conditions is an important open problem in networking research. Difficulties in unde...
Rade Stanojevic, Robert Shorten
IPPS
2006
IEEE
14 years 1 months ago
A study of the on-chip interconnection network for the IBM Cyclops64 multi-core architecture
The designs of high-performance processor architectures are moving toward the integration of a large number of multiple processing cores on a single chip. The IBM Cyclops-64 (C64)...
Yingping Zhang, Taikyeong Jeong, Fei Chen, Haiping...
ANCS
2006
ACM
14 years 1 months ago
Localized asynchronous packet scheduling for buffered crossbar switches
Buffered crossbar switches are a special type of crossbar switches. In such a switch, besides normal input queues and output queues, a small buffer is associated with each crosspo...
Deng Pan, Yuanyuan Yang