Sciweavers

3865 search results - page 7 / 773
» Active memory operations
Sort
View
HPCA
2009
IEEE
14 years 11 months ago
Dacota: Post-silicon validation of the memory subsystem in multi-core designs
The number of functional errors escaping design verification and being released into final silicon is growing, due to the increasing complexity and shrinking production schedules ...
Andrew DeOrio, Ilya Wagner, Valeria Bertacco
HOTOS
2009
IEEE
14 years 2 months ago
Operating System Support for NVM+DRAM Hybrid Main Memory
:
Jeffrey C. Mogul, Eduardo Argollo, Mehul A. Shah, ...
ARCS
2004
Springer
14 years 4 months ago
Operating Systems for FPGA Based Computers and Their Memory
: We introduce the concept of an operating system for platforms that consist beside memory and peripheral devices of FPGAs as the only computational resource. Applications can be d...
Klaus Danne
CCECE
2006
IEEE
14 years 4 months ago
A Dynamic Associative E-Learning Model based on a Spreading Activation Network
Presenting information to an e-learning environment is a challenge, mostly, because ofthe hypertextlhypermedia nature and the richness ofthe context and information provides. This...
Phongchai Nilas, Nilamit Nilas, Somsak Mitatha
LCN
2003
IEEE
14 years 4 months ago
Scheduling Resources in Programmable and Active Networks Based on Adaptive Estimations
In active and programmable networks, packet processing could be accomplished in the router within the data path. For efficient resource allocation in such networks, the packet sch...
Fariza Sabrina, Sanjay Jha