Sciweavers

562 search results - page 31 / 113
» Address Code and Arithmetic Optimizations for Embedded Syste...
Sort
View
CASES
2007
ACM
14 years 1 months ago
Stack size reduction of recursive programs
For memory constrained environments like embedded systems, optimization for program size is often as important, if not more important, as optimization for execution speed. Commonl...
Stefan Schäckeler, Weijia Shang
ASPLOS
2008
ACM
13 years 11 months ago
SoftSig: software-exposed hardware signatures for code analysis and optimization
Many code analysis techniques for optimization, debugging, or parallelization need to perform runtime disambiguation of sets of addresses. Such operations can be supported efficie...
James Tuck, Wonsun Ahn, Luis Ceze, Josep Torrellas
CODES
2000
IEEE
14 years 1 months ago
A method to derive application-specific embedded processing cores
The concept of system-on-a-chip is becoming increasingly popular for the integration of complex systems. New types of processor cores are now available that enable the designer to...
Olivier Hébert, Ivan C. Kraljic, Yvon Savar...
ASPDAC
2006
ACM
126views Hardware» more  ASPDAC 2006»
14 years 3 months ago
A novel instruction scratchpad memory optimization method based on concomitance metric
Scratchpad memory has been introduced as a replacement for cache memory as it improves the performance of certain embedded systems. Additionally, it has also been demonstrated tha...
Andhi Janapsatya, Aleksandar Ignjatovic, Sri Param...
DAC
2010
ACM
14 years 27 days ago
Processor virtualization and split compilation for heterogeneous multicore embedded systems
Complex embedded systems have always been heterogeneous multicore systems. Because of the tight constraints on power, performance and cost, this situation is not likely to change a...
Albert Cohen, Erven Rohou