Sciweavers

304 search results - page 20 / 61
» An Access Timing Measurement Unit of Embedded Memory
Sort
View
144
Voted
ICCD
2006
IEEE
121views Hardware» more  ICCD 2006»
16 years 20 days ago
A Low Power Highly Associative Cache for Embedded Systems
—Reducing energy consumption is an important issue for battery powered embedded computing systems. Content Addressable Memory (CAM)-based Highly-Associative Caches (HAC) are wide...
Chuanjun Zhang
115
Voted
SIES
2008
IEEE
15 years 10 months ago
Performance evaluation of a java chip-multiprocessor
—Chip multiprocessing design is an emerging trend for embedded systems. In this paper, we introduce a Java multiprocessor system-on-chip called JopCMP. It is a symmetric shared-m...
Christof Pitter, Martin Schoeberl
ESA
2001
Springer
75views Algorithms» more  ESA 2001»
15 years 8 months ago
Strongly Competitive Algorithms for Caching with Pipelined Prefetching
Suppose that a program makes a sequence of m accesses (references) to data blocks, the cache can hold k < m blocks, an access to a block in the cache incurs one time unit, and ...
Alexander Gaysinsky, Alon Itai, Hadas Shachnai
RTCSA
1995
IEEE
15 years 7 months ago
Performance evaluation of a firm real-time database system
In conventional database systems, performance is primarily measured by the number of transactions completed within a unit time. In real-time applications, timing and criticality c...
Stuart Shih, Young-Kuk Kim, Sang Hyuk Son
154
Voted
EMSOFT
2005
Springer
15 years 9 months ago
Optimizing inter-processor data locality on embedded chip multiprocessors
Recent research in embedded computing indicates that packing multiple processor cores on the same die is an effective way of utilizing the ever-increasing number of transistors. T...
Guilin Chen, Mahmut T. Kandemir