Sciweavers

7 search results - page 1 / 2
» An Architecture for Requirements-Driven Self-reconfiguration
Sort
View
ERSA
2010
172views Hardware» more  ERSA 2010»
13 years 8 months ago
A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics
Interconnect architecture is a primary research issue for emerging many-core processors. Packet switched Networks-on-Chip (NoCs) are considered key to success but since they delive...
Heiner Giefers, Marco Platzner
FPL
2000
Springer
119views Hardware» more  FPL 2000»
14 years 2 months ago
A Self-Reconfigurable Gate Array Architecture
Abstract. This paper presents an innovative architecture for a reconfigurable device that allows single cycle context switching and single cycle random access to the unified on-chi...
Reetinder P. S. Sidhu, Sameer Wadhwa, Alessandro M...
CAISE
2009
Springer
14 years 5 months ago
An Architecture for Requirements-Driven Self-reconfiguration
Fabiano Dalpiaz, Paolo Giorgini, John Mylopoulos
FPL
2004
Springer
106views Hardware» more  FPL 2004»
14 years 4 months ago
FiPRe: An Implementation Model to Enable Self-Reconfigurable Applications
ASIPs and reconfigurable processors are architectural choices to extend the capabilities of a given processor. ASIPs suffer from fixed hardware after design, while ASIPs and reconf...
Leandro Möller, Ney Laert Vilar Calazans, Fer...