Sciweavers

2 search results - page 1 / 1
» An Asynchronous FPGA Based on LEDR 4-Phase-Dual-Rail Hybrid ...
Sort
View
IEICET
2010
86views more  IEICET 2010»
13 years 5 months ago
An Asynchronous FPGA Based on LEDR/4-Phase-Dual-Rail Hybrid Architecture
Shota Ishihara, Yoshiya Komatsu, Masanori Hariyama...
ASPDAC
2011
ACM
215views Hardware» more  ASPDAC 2011»
12 years 11 months ago
An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture
—This paper presents an asynchronous FPGA that combines four-phase dual-rail encoding and LEDR (Level-Encoded Dual-Rail) encoding. Four-phase dual-rail encoding is used for small...
Yoshiya Komatsu, Shota Ishihara, Masanori Hariyama...