Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
2
search results - page 1 / 1
»
An Asynchronous FPGA Based on LEDR 4-Phase-Dual-Rail Hybrid ...
Sort
relevance
views
votes
recent
update
View
thumb
title
68
click to vote
IEICET
2010
86
views
more
IEICET 2010
»
An Asynchronous FPGA Based on LEDR/4-Phase-Dual-Rail Hybrid Architecture
15 years 3 months ago
Download
www.kameyama.ecei.tohoku.ac.jp
Shota Ishihara, Yoshiya Komatsu, Masanori Hariyama...
claim paper
Read More »
180
click to vote
ASPDAC
2011
ACM
215
views
Hardware
»
more
ASPDAC 2011
»
An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture
14 years 8 months ago
Download
www.kameyama.ecei.tohoku.ac.jp
—This paper presents an asynchronous FPGA that combines four-phase dual-rail encoding and LEDR (Level-Encoded Dual-Rail) encoding. Four-phase dual-rail encoding is used for small...
Yoshiya Komatsu, Shota Ishihara, Masanori Hariyama...
claim paper
Read More »
« Prev
« First
page 1 / 1
Last »
Next »