Sciweavers

10 search results - page 2 / 2
» An FPGA Architecture for High Speed Edge and Corner Detectio...
Sort
View
ICASSP
2010
IEEE
13 years 5 months ago
A distributed psycho-visually motivated Canny edge detector
This paper proposes a distributed Canny edge detection algorithm which can be mapped onto multi-core architectures for high throughput applications. In contrast to the conventiona...
Srenivas Varadarajan, Chaitali Chakrabarti, Lina J...
FCCM
2004
IEEE
141views VLSI» more  FCCM 2004»
13 years 11 months ago
Deep Packet Filter with Dedicated Logic and Read Only Memories
Searching for multiple string patterns in a stream of data is a computationally expensive task. The speed of the search pattern module determines the overall performance of deep p...
Young H. Cho, William H. Mangione-Smith
ISCAS
2003
IEEE
92views Hardware» more  ISCAS 2003»
14 years 25 days ago
Motion adaptive de-interlacing by horizontal motion detection and enhanced ELA processing
A motion adaptive de-interlacing algorithm and its hardware architecture are presented in this paper. It consists the directional interpolation - ELA with median processing, and 4...
Shyh-Feng Lin, Yu-Lin Chang, Liang-Gee Chen
DATE
2010
IEEE
190views Hardware» more  DATE 2010»
13 years 12 months ago
Ultra-high throughput string matching for Deep Packet Inspection
Deep Packet Inspection (DPI) involves searching a packet's header and payload against thousands of rules to detect possible attacks. The increase in Internet usage and growing...
Alan Kennedy, Xiaojun Wang, Zhen Liu, Bin Liu
TC
2010
13 years 6 months ago
Network-on-Chip Hardware Accelerators for Biological Sequence Alignment
—The most pervasive compute operation carried out in almost all bioinformatics applications is pairwise sequence homology detection (or sequence alignment). Due to exponentially ...
Souradip Sarkar, Gaurav Ramesh Kulkarni, Partha Pr...