Sciweavers

260 search results - page 10 / 52
» An FPGA Implemented Processor Architecture with Adaptive Res...
Sort
View
FPGA
2009
ACM
201views FPGA» more  FPGA 2009»
14 years 1 months ago
A high-performance FPGA architecture for restricted boltzmann machines
Despite the popularity and success of neural networks in research, the number of resulting commercial or industrial applications have been limited. A primary cause of this lack of...
Daniel L. Ly, Paul Chow
FPL
2003
Springer
128views Hardware» more  FPL 2003»
14 years 7 days ago
A Generic Architecture for Integrated Smart Transducers
Abstract. A smart transducer network hosts various nodes with different functionality. Our approach offers the possibility to design different smart transducer nodes as a system...
Martin Delvai, Ulrike Eisenmann, Wilfried Elmenrei...
RSP
2006
IEEE
116views Control Systems» more  RSP 2006»
14 years 1 months ago
Performance Evaluation of an Adaptive FPGA for Network Applications
This paper presents the design and the performance evaluation of a coarse-grain dynamically reconfigurable platform for network applications. The platform consists of two MicroBla...
Christoforos Kachris, Stamatis Vassiliadis
AHS
2006
IEEE
195views Hardware» more  AHS 2006»
14 years 1 months ago
An Efficient Hardware Architecture for H.264 Adaptive Deblocking Filter
This paper presents an efficient hardware architecture for real-time implementation of adaptive deblocking filter algorithm used in H.264 video coding standard. This hardware is d...
Mustafa Parlak, Ilker Hamzaoglu
ERSA
2006
133views Hardware» more  ERSA 2006»
13 years 8 months ago
An FPGA based Co-Design Architecture for MIMO Lattice Decoders
MIMO systems have attracted great attentions because of their huge capacity. The hardware implementation of MIMO decoder becomes a challenging task as the complexity of the MIMO sy...
Cao Liang, Jing Ma, Xin-Ming Huang