Sciweavers

260 search results - page 13 / 52
» An FPGA Implemented Processor Architecture with Adaptive Res...
Sort
View
DDECS
2008
IEEE
146views Hardware» more  DDECS 2008»
14 years 2 months ago
Novel Hardware Implementation of Adaptive Median Filters
—A new FPGA implementation for adaptive median filters is proposed. Adaptive median filters exhibit better filtering properties than standard median filters; however, their i...
Zdenek Vasícek, Lukás Sekanina
FPL
2008
Springer
157views Hardware» more  FPL 2008»
13 years 9 months ago
Chosen-message SPA attacks against FPGA-based RSA hardware implementations
This paper presents SPA (Simple Power Analysis) attacks against public-key cryptosystems implemented on an FPGA platform. The SPA attack investigates a power waveform generated by...
Atsushi Miyamoto, Naofumi Homma, Takafumi Aoki, Ak...
SC
2000
ACM
13 years 11 months ago
High Performance Reactive Fluid Flow Simulations Using Adaptive Mesh Refinement on Thousands of Processors
We present simulations and performance results of nuclear burning fronts in supernovae on the largest domain and at the finest spatial resolution studied to date. These simulation...
A. C. Calder, Bruce C. Curtis, L. J. Dursi, Bruce ...
VLSID
2006
IEEE
119views VLSI» more  VLSID 2006»
14 years 8 months ago
Performance and Energy Benefits of Instruction Set Extensions in an FPGA Soft Core
Performance of applications can be boosted by executing application-specific Instruction Set Extensions (ISEs) on a specialized hardware coupled with a processor core. Many commer...
Partha Biswas, Sudarshan Banerjee, Nikil D. Dutt, ...
CASES
2009
ACM
14 years 2 months ago
CheckerCore: enhancing an FPGA soft core to capture worst-case execution times
Embedded processors have become increasingly complex, resulting in variable execution behavior and reduced timing predictability. On such processors, safe timing specifications e...
Jin Ouyang, Raghuveer Raghavendra, Sibin Mohan, Ta...