Sciweavers

260 search results - page 34 / 52
» An FPGA Implemented Processor Architecture with Adaptive Res...
Sort
View
ISCAS
2003
IEEE
139views Hardware» more  ISCAS 2003»
14 years 1 months ago
Mixed-signal gradient flow bearing estimation
A mixed-signal architecture for estimating the 3-D direction cosines of a broadband traveling wave impinging on an array of four sensors is presented. The architecture implements ...
Milutin Stanacevic, Gert Cauwenberghs
EUC
2006
Springer
13 years 11 months ago
Custom Instruction Generation Using Temporal Partitioning Techniques for a Reconfigurable Functional Unit
Extracting appropriate custom instructions is an important phase for implementing an application on an extensible processor with a reconfigurable functional unit (RFU). Custom inst...
Farhad Mehdipour, Hamid Noori, Morteza Saheb Zaman...
ISSAC
2007
Springer
132views Mathematics» more  ISSAC 2007»
14 years 2 months ago
Adaptive loops with kaapi on multicore and grid: applications in symmetric cryptography
The parallelization of two applications in symmetric cryptography is considered: block ciphering and a new method based on random sampling for the selection of basic substitution ...
Vincent Danjean, Roland Gillard, Serge Guelton, Je...
FPL
2007
Springer
105views Hardware» more  FPL 2007»
14 years 2 months ago
Time Predictable CPU and DMA Shared Memory Access
In this paper, we propose a first step towards a time predictable computer architecture for single-chip multiprocessing (CMP). CMP is the actual trend in server and desktop syste...
Christof Pitter, Martin Schoeberl
ANCS
2008
ACM
13 years 10 months ago
A programmable architecture for scalable and real-time network traffic measurements
Accurate and real-time traffic measurement is becoming increasingly critical for large variety of applications including accounting, bandwidth provisioning and security analysis. ...
Faisal Khan, Lihua Yuan, Chen-Nee Chuah, Soheil Gh...