Sciweavers

260 search results - page 47 / 52
» An FPGA Implemented Processor Architecture with Adaptive Res...
Sort
View
SIGMOD
2002
ACM
137views Database» more  SIGMOD 2002»
13 years 7 months ago
Partial results for online query processing
Traditional query processors generate full, accurate query results, either in batch or in pipelined fashion. We argue that this strict model is too rigid for exploratory queries o...
Vijayshankar Raman, Joseph M. Hellerstein
DAC
2008
ACM
14 years 9 months ago
A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip
In this paper we present a reconfigurable routing algorithm for a 2D-Mesh Network-on-Chip (NoC) dedicated to faulttolerant, Massively Parallel Multi-Processors Systems on Chip (MP...
Zhen Zhang, Alain Greiner, Sami Taktak
CAISE
2005
Springer
14 years 1 months ago
Self-Organization in Overlay Networks
Abstract. Overlay networks are an important kind of P2P infrastructures. The range of applications and requirements is broad. Consequently, our research objective are overlay netwo...
Sven Apel, Klemens Böhm
DATE
2010
IEEE
153views Hardware» more  DATE 2010»
13 years 6 months ago
Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem
— Applications like 4G baseband modem require single-chip implementation to meet the integration and power consumption requirements. These applications demand a high computing pe...
Camille Jalier, Didier Lattard, Ahmed Amine Jerray...
MM
2004
ACM
100views Multimedia» more  MM 2004»
14 years 1 months ago
GURU: a multimedia distance-learning framework for users with disabilities
GURU is a distance-learning environment that renders multimedia information to users with disabilities in an accessible manner. It is an implementation framework developed as part...
Vidhya Balasubramanian, Nalini Venkatasubramanian