1079 search results - page 39 / 216 » An Implementation of an Address Generator Using Hash Memorie... |
ACSAC
2006
IEEE
14 years 24 days ago
2006
IEEE
Several secure computing hardware architectures using memory encryption and memory integrity checkers have been proposed during the past few years to provide applications with a t...
ICS
2001
Tsinghua U.
14 years 1 months ago
2001
Tsinghua U.
We describe the Slice Processor micro-architecture that implements a generalized operation-based prefetching mechanism. Operation-based prefetchers predict the series of operation...
MST
2006
13 years 9 months ago
2006
Load balancing is a critical issue for the efficient operation of peerto-peer networks. We give two new load-balancing protocols whose provable performance guarantees are within a...
TVLSI
2010
13 years 3 months ago
2010
By storing more than one bit in each memory cell, multi-level per cell (MLC) NAND flash memories are dominating global flash memory market due to their appealing storage density ad...
DSN
2005
IEEE
14 years 2 months ago
2005
IEEE
The ability to check memory references against their associated array/buffer bounds helps programmers to detect programming errors involving address overruns early on and thus avo...