1079 search results - page 97 / 216 » An Implementation of an Address Generator Using Hash Memorie... |
HPDC
2008
IEEE
14 years 3 months ago
2008
IEEE
Today Graphics Processing Units (GPUs) are a largely underexploited resource on existing desktops and a possible costeffective enhancement to high-performance systems. To date, mo...
CGO
2004
IEEE
14 years 29 days ago
2004
IEEE
Traditionally, software pipelining is applied either to the innermost loop of a given loop nest or from the innermost loop to the outer loops. In a companion paper, we proposed a ...
ISLPED
2003
ACM
14 years 2 months ago
2003
ACM
Many of the recently proposed techniques to reduce power consumption in caches introduce an additional level of nondeterminism in cache access latency. Due to this additional late...
ISCAPDCS
2007
13 years 10 months ago
2007
In this paper we present a parallel implementation of T–Coffee — a widely used multiple sequence alignment package. Our software supports a majority of options provided by the...
IBMRD
2006
13 years 9 months ago
2006
Because they are based on large content-addressable memories, load-store queues (LSQ) present implementation challenges in superscalar processors, especially as issue width and nu...