Sciweavers

1563 search results - page 61 / 313
» An Increase In Value
Sort
View
PDP
2011
IEEE
13 years 1 months ago
Quantifying Thread Vulnerability for Multicore Architectures
Abstract—Continuously reducing transistor sizes and aggressive low power operating modes employed by modern architectures tend to increase transient error rates. Concurrently, mu...
Isil Oz, Haluk Rahmi Topcuoglu, Mahmut T. Kandemir...
ICCAD
2004
IEEE
85views Hardware» more  ICCAD 2004»
14 years 6 months ago
Improving soft-error tolerance of FPGA configuration bits
Soft errors that change configuration bits of an SRAM based FPGA modify the functionality of the design. The proliferation of FPGA devices in various critical applications makes it...
Suresh Srinivasan, Aman Gayasen, Narayanan Vijaykr...
SCIA
2009
Springer
120views Image Analysis» more  SCIA 2009»
14 years 4 months ago
Spatio-temporal Super-Resolution Using Depth Map
This paper describes a spatio-temporal super-resolution method using depth maps for static scenes. In the proposed method, the depth maps are used as the parameters to determine th...
Yusaku Awatsu, Norihiko Kawai, Tomokazu Sato, Naok...
BROADCOM
2008
IEEE
14 years 4 months ago
A Roadmap to Proliferate Open Source Software Usage within SA Government Servers
Open Source software (OSS) is increasingly being recognized by the government sector around the world as a viable choice to proprietary software, particularly in a number of areas...
Jabu Mtsweni, Elmarie Biermann
ISCA
2008
IEEE
134views Hardware» more  ISCA 2008»
14 years 4 months ago
Achieving Out-of-Order Performance with Almost In-Order Complexity
There is still much performance to be gained by out-of-order processors with wider issue widths. However, traditional methods of increasing issue width do not scale; that is, they...
Francis Tseng, Yale N. Patt