Sciweavers

290 search results - page 33 / 58
» An embedded language approach to teaching hardware compilati...
Sort
View
WORDS
2003
IEEE
14 years 1 months ago
Timing Analysis of Optimised Code
Timing analysis is a crucial test for dependable hard real-time systems (DHRTS). The calculation of the worst-case execution time (WCET) is mandatory. As modern compilers are capa...
Raimund Kirner, Peter P. Puschner
DAGSTUHL
2004
13 years 9 months ago
Removing Cycles in Esterel Programs
Abstract. Synchronous programs may contain cyclic signal interdependencies. This prohibits a static scheduling, which limits the choice of available compilation techniques for such...
Jan Lukoschus, Reinhard von Hanxleden
ASPDAC
2009
ACM
112views Hardware» more  ASPDAC 2009»
13 years 12 months ago
Compiler-managed register file protection for energy-efficient soft error reduction
Abstract-- For embedded systems where neither energy nor reliability can be easily sacrificed, we present an energy efficient soft error protection scheme for register files (RF). ...
Jongeun Lee, Aviral Shrivastava
SAC
2010
ACM
13 years 9 months ago
Reactive parallel processing for synchronous dataflow
The control flow of common processors does not match the specific needs of reactive systems. Key issues for these systems are preemption and concurrency, combined with timing pred...
Claus Traulsen, Reinhard von Hanxleden
DAC
1999
ACM
14 years 8 months ago
Behavioral Synthesis Techniques for Intellectual Property Protection
? The economic viability of the reusable core-based design paradigm depends on the development of techniques for intellectual property protection. We introduce the first dynamic wa...
Inki Hong, Miodrag Potkonjak