Sciweavers

121 search results - page 21 / 25
» An evaluation of alternative architectures for transaction p...
Sort
View
DAC
2006
ACM
13 years 9 months ago
A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip
With the growing complexity in consumer embedded products and the improvements in process technology, Multi-Processor SystemOn-Chip (MPSoC) architectures have become widespread. T...
David Atienza, Pablo Garcia Del Valle, Giacomo Pac...
EUROSYS
2007
ACM
13 years 9 months ago
Enabling scalability and performance in a large scale CMP environment
Hardware trends suggest that large-scale CMP architectures, with tens to hundreds of processing cores on a single piece of silicon, are iminent within the next decade. While exist...
Bratin Saha, Ali-Reza Adl-Tabatabai, Anwar M. Ghul...
WWW
2009
ACM
14 years 8 months ago
Why is the web loosely coupled?: a multi-faceted metric for service design
Loose coupling is often quoted as a desirable property of systems architectures. One of the main goals of building systems using Web technologies is to achieve loose coupling. How...
Cesare Pautasso, Erik Wilde
GLOBECOM
2008
IEEE
14 years 1 months ago
Performance Study of the NSIS QoS-NSLP Protocol
—This paper presents an evaluation of the Quality of Service Signalling Layer Protocol (QoS-NSLP) of the NSIS (Next Steps In Signalling) protocol suite. The QoS-NSLP in combinati...
Mayutan Arumaithurai, Xiaoming Fu, Bernd Schloer, ...
DATE
2007
IEEE
173views Hardware» more  DATE 2007»
14 years 1 months ago
Analytical router modeling for networks-on-chip performance analysis
Networks-on-Chip (NoCs) have recently emerged as a scalable alternative to classical bus and point-to-point architectures. To date, performance evaluation of NoC designs is largel...
Ümit Y. Ogras, Radu Marculescu