Sciweavers

3120 search results - page 619 / 624
» An optimal architecture for a DDC
Sort
View
MICRO
2003
IEEE
109views Hardware» more  MICRO 2003»
14 years 5 days ago
TLC: Transmission Line Caches
It is widely accepted that the disproportionate scaling of transistor and conventional on-chip interconnect performance presents a major barrier to future high performance systems...
Bradford M. Beckmann, David A. Wood
RTSS
2003
IEEE
14 years 5 days ago
Data Caches in Multitasking Hard Real-Time Systems
Data caches are essential in modern processors, bridging the widening gap between main memory and processor speeds. However, they yield very complex performance models, which make...
Xavier Vera, Björn Lisper, Jingling Xue
CASES
2003
ACM
14 years 5 days ago
A low-power accelerator for the SPHINX 3 speech recognition system
Accurate real-time speech recognition is not currently possible in the mobile embedded space where the need for natural voice interfaces is clearly important. The continuous natur...
Binu K. Mathew, Al Davis, Zhen Fang
DIALM
2003
ACM
113views Algorithms» more  DIALM 2003»
14 years 5 days ago
Multicast time maximization in energy constrained wireless networks
We consider the problem of maximizing the lifetime of a given multicast connection in a wireless network of energyconstrained (e.g. battery-operated) nodes, by choosing ideal tran...
Patrik Floréen, Petteri Kaski, Jukka Kohone...
DOCENG
2003
ACM
14 years 5 days ago
A structural adviser for the XML document authoring
Since the XML format became a de facto standard for structured documents, the IT research and industry have developed a number of XML editors to help users produce structured docu...
Boris Chidlovskii