Sciweavers

4 search results - page 1 / 1
» Analysis and approximation for bank selection instruction mi...
Sort
View
LCTRTS
2010
Springer
14 years 1 months ago
Analysis and approximation for bank selection instruction minimization on partitioned memory architecture
A large number of embedded systems include 8-bit microcontrollers for their energy efficiency and low cost. Multi-bank memory architecture is commonly applied in 8-bit microcontr...
Minming Li, Chun Jason Xue, Tiantian Liu, Yingchao...
CASES
2006
ACM
13 years 10 months ago
Minimizing bank selection instructions for partitioned memory architecture
Bernhard Scholz, Bernd Burgstaller, Jingling Xue
TECS
2008
70views more  TECS 2008»
13 years 6 months ago
Minimal placement of bank selection instructions for partitioned memory architectures
Bernhard Scholz, Bernd Burgstaller, Jingling Xue
PPOPP
2006
ACM
14 years 24 days ago
High-performance IPv6 forwarding algorithm for multi-core and multithreaded network processor
IP forwarding is one of the main bottlenecks in Internet backbone routers, as it requires performing the longest-prefix match at 10Gbps speed or higher. IPv6 forwarding further ex...
Xianghui Hu, Xinan Tang, Bei Hua