Sciweavers

657 search results - page 120 / 132
» Analysis of Multithreaded Architectures for Parallel Computi...
Sort
View
EUROPAR
1997
Springer
13 years 11 months ago
Modulo Scheduling with Cache Reuse Information
Instruction scheduling in general, and software pipelining in particular face the di cult task of scheduling operations in the presence of uncertain latencies. The largest contrib...
Chen Ding, Steve Carr, Philip H. Sweany
DAC
2008
ACM
13 years 9 months ago
Application mapping for chip multiprocessors
The problem attacked in this paper is one of automatically mapping an application onto a Network-on-Chip (NoC) based chip multiprocessor (CMP) architecture in a locality-aware fas...
Guangyu Chen, Feihui Li, Seung Woo Son, Mahmut T. ...
HPDC
2010
IEEE
13 years 8 months ago
BTWorld: towards observing the global BitTorrent file-sharing network
Today, the BitTorrent Peer-to-Peer file-sharing network is one of the largest Internet applications--it generates massive traffic volumes, it is deployed in thousands of independe...
Maciej Wojciechowski, Mihai Capotâ, Johan A....
ECOOPW
2003
Springer
14 years 21 days ago
Modeling Variability for Object-Oriented Product Lines
The concept of a software product line is a promising approach for increasing planned reusability in industry. For planning future requirements, the integration of domain analysis ...
Matthias Riebisch, Detlef Streitferdt, Ilian Pasho...
JRTIP
2008
249views more  JRTIP 2008»
13 years 7 months ago
Model-based mapping of reconfigurable image registration on FPGA platforms
Abstract Image registration is a computationally intensive application in the medical imaging domain that places stringent requirements on performance and memory management efficie...
Mainak Sen, Yashwanth Hemaraj, William Plishker, R...