Sciweavers

67 search results - page 4 / 14
» Analysis of multibackground memory testing techniques
Sort
View
DATE
2006
IEEE
114views Hardware» more  DATE 2006»
14 years 1 months ago
A built-in redundancy-analysis scheme for RAMs with 2D redundancy using 1D local bitmap
Built-in self-repair (BISR) technique is gaining popular for repairing embedded memory cores in system-onchips (SOCs). To increase the utilization of memory redundancy, the BISR t...
Tsu-Wei Tseng, Jin-Fu Li, Da-Ming Chang
AC
2005
Springer
13 years 7 months ago
Power Analysis and Optimization Techniques for Energy Efficient Computer Systems
Reducing power consumption has become a major challenge in the design and operation of today's computer systems. This chapter describes different techniques addressing this c...
Wissam Chedid, Chansu Yu, Ben Lee
PLDI
2010
ACM
14 years 23 days ago
Adversarial memory for detecting destructive races
Multithreaded programs are notoriously prone to race conditions, a problem exacerbated by the widespread adoption of multi-core processors with complex memory models and cache coh...
Cormac Flanagan, Stephen N. Freund
FDTC
2010
Springer
124views Cryptology» more  FDTC 2010»
13 years 5 months ago
Optical Fault Masking Attacks
This paper introduces some new types of optical fault attacks called fault masking attacks. These attacks are aimed at disrupting of the normal memory operation through preventing ...
Sergei Skorobogatov
TSE
2011
214views more  TSE 2011»
13 years 2 months ago
A Comparative Study of Software Model Checkers as Unit Testing Tools: An Industrial Case Study
—Conventional testing methods often fail to detect hidden flaws in complex embedded software such as device drivers or file systems. This deficiency incurs significant developmen...
Moonzoo Kim, Yunho Kim, Hotae Kim