Sciweavers

2204 search results - page 245 / 441
» Analyzing architectural styles
Sort
View
HPCA
2003
IEEE
14 years 11 months ago
A Statistically Rigorous Approach for Improving Simulation Methodology
Due to cost, time, and flexibility constraints, simulators are often used to explore the design space when developing a new processor architecture, as well as when evaluating the ...
Joshua J. Yi, David J. Lilja, Douglas M. Hawkins
IPPS
2009
IEEE
14 years 5 months ago
Understanding the design trade-offs among current multicore systems for numerical computations
In this paper, we empirically evaluate fundamental design trade-offs among the most recent multicore processors and accelerator technologies. Our primary aim is to aid application...
Seunghwa Kang, David A. Bader, Richard W. Vuduc
DATE
2007
IEEE
105views Hardware» more  DATE 2007»
14 years 5 months ago
Understanding voltage variations in chip multiprocessors using a distributed power-delivery network
— Recent efforts to address microprocessor power dissipation through aggressive supply voltage scaling and power management require that designers be increasingly cognizant of po...
Meeta Sharma Gupta, Jarod L. Oatley, Russ Joseph, ...
SUTC
2006
IEEE
14 years 4 months ago
Design and Implementation of Ubiquitous Smart Cameras
Design aspects and software modelling for ubiquitous real-time camera system are described in this paper. We propose system architecture using a network of inexpensive cameras and...
Chang Hong Lin, Wayne Wolf, Andrew Dixon, Xenofon ...
SAC
2005
ACM
14 years 4 months ago
A code compression advisory tool for embedded processors
We present a tool which is designed to be used as a code compression advisory system for object code to be run on an embedded processor. All the compression schemes support run-ti...
Sreejith K. Menon, Priti Shankar