3171 search results - page 19 / 635 » Application of Reduce Order Modeling to Time Parallelization |
ICS
1999
Tsinghua U.
13 years 12 months ago
1999
Tsinghua U.
The performance of irregular applications on modern computer systems is hurt by the wide gap between CPU and memory speeds because these applications typically underutilize multi-...
ICCD
2003
IEEE
14 years 4 months ago
2003
IEEE
Compiled simulation is a well known technique for improving the performance of instruction set simulators at the cost of compilation time. However the compilation time overhead ma...
ILP
2005
Springer
14 years 1 months ago
2005
Springer
Abstract. It is well known by Inductive Logic Programming (ILP) practioners that ILP systems usually take a long time to find valuable models (theories). The problem is specially ...
DATE
2010
IEEE
14 years 24 days ago
2010
IEEE
Abstract—This paper addresses the problem of execution time estimation for tasks in a software pipeline independent of the application structure or the underlying architecture. A...
ICNC
2009
Springer
14 years 2 months ago
2009
Springer
—With the aim to minimize boarding time and devise procedures for boarding strategies, this paper develop the synthesis of Improved Genetic Algorithms and simulation. This paper ...