Sciweavers

1017 search results - page 25 / 204
» Architectural Building Blocks for Plug-and-Play System Desig...
Sort
View
ISVLSI
2002
IEEE
109views VLSI» more  ISVLSI 2002»
14 years 15 days ago
A Network on Chip Architecture and Design Methodology
We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NO...
Shashi Kumar, Axel Jantsch, Mikael Millberg, Johnn...
HPCA
1999
IEEE
13 years 12 months ago
Impulse: Building a Smarter Memory Controller
Impulse is a new memory system architecture that adds two important features to a traditional memory controller. First, Impulse supports application-specific optimizations through...
John B. Carter, Wilson C. Hsieh, Leigh Stoller, Ma...
SLIP
2006
ACM
14 years 1 months ago
Energy/area/delay trade-offs in the physical design of on-chip segmented bus architecture
— The increasing gap between design productivity and chip complexity and the emerging Systems-On-Chip (SOC) architectural template have led to the wide utilization of reusable ha...
Jin Guo, Antonis Papanikolaou, Pol Marchal, Franck...
ICANN
2005
Springer
14 years 1 months ago
HYDRA: From Cellular Biology to Shape-Changing Artefacts
The HYDRA work provides insight into the exploitation of holistic behavioural and morphological adaptation in the design of new artefacts. The potential of the new design principle...
Esben Hallundbæk Østergaard, David J....
IEEEPACT
2005
IEEE
14 years 1 months ago
Dual-Core Execution: Building a Highly Scalable Single-Thread Instruction Window
Current integration trends embrace the prosperity of single-chip multi-core processors. Although multi-core processors deliver significantly improved system throughput, single-thr...
Huiyang Zhou