Sciweavers

412 search results - page 36 / 83
» Architectural Considerations for Energy Efficiency
Sort
View
GLOBECOM
2008
IEEE
13 years 8 months ago
Novel Rateless Coded Selection Cooperation in Dual-Hop Relaying Systems
Selection cooperation is proposed for rateless coded relaying by developing a novel low-complexity protocol that exploits all source-destination, source-relay, and relay-destinatio...
Reza Nikjah, Norman C. Beaulieu
VLSID
2002
IEEE
160views VLSI» more  VLSID 2002»
14 years 8 months ago
An Efficient Hierarchical Timing-Driven Steiner Tree Algorithm for Global Routing
In this paper, we propose a hierarchical timing-driven Steiner tree algorithm for global routing which considers the minimization of timing delay during the tree construction as t...
Jingyu Xu, Xianlong Hong, Tong Jing, Yici Cai, Jun...
INFOVIS
2003
IEEE
14 years 1 months ago
Developing Architectural Lighting Representations
This paper reports on the development of a visualization system for architectural lighting designers. It starts by motivating the problem as both complex in its physics and social...
Daniel C. Glaser, Roger Tan, John F. Canny, Ellen ...
MICRO
2010
IEEE
149views Hardware» more  MICRO 2010»
13 years 6 months ago
ReMAP: A Reconfigurable Heterogeneous Multicore Architecture
This paper presents ReMAP, a reconfigurable architecture geared towards accelerating and parallelizing applications within a heterogeneous CMP. In ReMAP, threads share a common rec...
Matthew A. Watkins, David H. Albonesi
CAL
2008
13 years 8 months ago
Hierarchical Instruction Register Organization
This paper analyzes a range of architectures for efficient delivery of VLIW instructions for embedded media kernels. The analysis takes an efficient Filter Cache as a baseline and ...
David Black-Schaffer, James D. Balfour, William J....