Sciweavers

754 search results - page 132 / 151
» Architectural Design Recovery using Data Mining Techniques
Sort
View
MICRO
2003
IEEE
147views Hardware» more  MICRO 2003»
14 years 16 hour ago
Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors
Wire delays are a major concern for current and forthcoming processors. One approach to attack this problem is to divide the processor into semi-independent units referred to as c...
Enric Gibert, F. Jesús Sánchez, Anto...
IPSN
2004
Springer
14 years 3 days ago
The impact of spatial correlation on routing with compression in wireless sensor networks
The efficacy of data aggregation in sensor networks is a function of the degree of spatial correlation in the sensed phenomenon. While several data aggregation (i.e., routing with...
Sundeep Pattem, Bhaskar Krishnamachari, Ramesh Gov...
HPDC
2010
IEEE
13 years 7 months ago
A GPU accelerated storage system
Massively multicore processors, like, for example, Graphics Processing Units (GPUs), provide, at a comparable price, a one order of magnitude higher peak performance than traditio...
Abdullah Gharaibeh, Samer Al-Kiswany, Sathish Gopa...
COMCOM
2008
74views more  COMCOM 2008»
13 years 6 months ago
The PoSIM middleware for translucent and context-aware integrated management of heterogeneous positioning systems
The widespread availability of devices with multiple wireless interfaces and the abundance of heterogeneous positioning techniques open new market potentials for Location Based Se...
Paolo Bellavista, Antonio Corradi, Carlo Giannelli
AVI
2004
13 years 8 months ago
A graph-based interface to complex hypermedia structure visualization
Complex hypermedia structures can be difficult to author and maintain, especially when the usual hierarchic representation cannot capture important relations. We propose a graph-b...
Manuel Freire, Pilar Rodríguez