Sciweavers

255 search results - page 7 / 51
» Architectural Support for Synchronous Task Communication
Sort
View
FSEN
2007
Springer
13 years 11 months ago
Design and Implementation of a Dynamic-Reconfigurable Architecture for Protocol Stack
Abstract. Future communication and computation devices require mechanisms for on-the-fly reconfiguration in their protocol stack to operate in different situations and networks. Th...
Mahdi Niamanesh, Sirwah Sabetghadam, Reza Yousefza...
DATE
2007
IEEE
78views Hardware» more  DATE 2007»
14 years 1 months ago
Hardware scheduling support in SMP architectures
In this paper we propose a hardware real time operating system (HW-RTOS) that implements the OS layer in a dual-processor SMP architecture. Intertask communication is specified b...
André C. Nácul, Francesco Regazzoni,...
MICRO
2010
IEEE
215views Hardware» more  MICRO 2010»
13 years 5 months ago
A Task-Centric Memory Model for Scalable Accelerator Architectures
This paper presents a task-centric memory model for 1000-core compute accelerators. Visual computing applications are emerging as an important class of workloads that can exploit ...
John H. Kelm, Daniel R. Johnson, Steven S. Lumetta...
FCCM
2007
IEEE
101views VLSI» more  FCCM 2007»
14 years 1 months ago
Mapping Real Time Operating System on Reconfigurable Instruction Cell Based Architectures
This paper presents the porting of an RTOS Micro C/OS-II on a novel reconfigurable instruction cell based architecture which fills the gap between DSP, FPGA and ASIC with high per...
Han Wei, Mark Muir, Ioannis Nousias, Tughrul Arsla...
ENTCS
2008
83views more  ENTCS 2008»
13 years 7 months ago
Executable Specifications for Real-Time Distributed Systems
One of the challenges in designing distributed, embedded systems is the paucity of formal, executable specification notations that provide support for both real-time and asynchron...
Arnab Ray, Rance Cleaveland