Sciweavers

1381 search results - page 106 / 277
» Architecture and Design of a High Performance SRAM for SOC D...
Sort
View
IMC
2010
ACM
13 years 6 months ago
High speed network traffic analysis with commodity multi-core systems
Multi-core systems are the current dominant trend in computer processors. However, kernel network layers often do not fully exploit multi-core architectures. This is due to issues...
Francesco Fusco, Luca Deri
DAC
2004
ACM
14 years 9 months ago
Virtual memory window for application-specific reconfigurable coprocessors
Reconfigurable Systems-on-Chip (SoCs) on the market consist of full-fledged processors and large Field-Programmable Gate-Arrays (FPGAs). The latter can be used to implement the sy...
Miljan Vuletic, Laura Pozzi, Paolo Ienne
ACMACE
2009
ACM
13 years 6 months ago
Dramaturgies of PLACE: evaluation, embodiment and performance in PLACE-Hampi
This paper examines an extensive user evaluation survey undertaken during an installation of PLACE-Hampi, a custombuilt augmented stereoscopic panoramic interactive cultural herit...
Sarah Kenderdine, Jeffrey Shaw, Anita Kocsis
SC
2004
ACM
14 years 1 months ago
Unlocking the Performance of the BlueGene/L Supercomputer
The BlueGene/L supercomputer is expected to deliver new levels of application performance by providing a combination of good single-node computational performance and high scalabi...
George Almási, Siddhartha Chatterjee, Alan ...
GLVLSI
2002
IEEE
108views VLSI» more  GLVLSI 2002»
14 years 1 months ago
Protected IP-core test generation
Design simplification is becoming necessary to respect the target time-to-market of SoCs, and this goal can be obtained by using predesigned IP-cores. However, their correct inte...
Alessandro Fin, Franco Fummi