Sciweavers

75 search results - page 8 / 15
» Architecture and Hardware for Scheduling Gigabit Packet Stre...
Sort
View
ECRTS
2007
IEEE
14 years 1 months ago
Cache-Aware Timing Analysis of Streaming Applications
Of late, there has been a considerable interest in models, algorithms and methodologies specifically targeted towards designing hardware and software for streaming applications. ...
Samarjit Chakraborty, Tulika Mitra, Abhik Roychoud...
DATE
2010
IEEE
161views Hardware» more  DATE 2010»
14 years 15 days ago
FPGA-based adaptive computing for correlated multi-stream processing
Abstract—In conventional static implementations for correlated streaming applications, computing resources may be inefficiently utilized since multiple stream processors may sup...
Ming Liu, Zhonghai Lu, Wolfgang Kuehn, Axel Jantsc...
MSS
2003
IEEE
113views Hardware» more  MSS 2003»
14 years 20 days ago
Design and Implementation of Multiple Addresses Parallel Transmission Architecture for Storage Area Network
In this paper, we present a parallel transmission architecture for SAN. By using two schedulers on the destination and source addresses of packets, the load of multiple data flows...
Bin Meng, Patrick B. T. Khoo, T. C. Chong
DATE
2009
IEEE
97views Hardware» more  DATE 2009»
14 years 2 months ago
A flexible floating-point wavelet transform and wavelet packet processor
—The richness of wavelet transformation is known in many fields. There exist different classes of wavelet filters that can be used depending on the application. In this paper, ...
Andre Guntoro, Manfred Glesner
CGF
2010
105views more  CGF 2010»
13 years 7 months ago
Streaming-Enabled Parallel Dataflow Architecture for Multicore Systems
We propose a new framework design for exploiting multi-core architectures in the context of visualization dataflow systems. Recent hardware advancements have greatly increased the...
Huy T. Vo, Daniel K. Osmari, Brian Summa, Jo&atild...