Sciweavers

592 search results - page 93 / 119
» Architecture and Implementation of an Embedded Wormhole
Sort
View
DATE
2004
IEEE
154views Hardware» more  DATE 2004»
14 years 6 days ago
MultiNoC: A Multiprocessing System Enabled by a Network on Chip
The MultiNoC system implements a programmable onchip multiprocessing platform built on top of an efficient, low area overhead intra-chip interconnection scheme. The employed inter...
Aline Mello, Leandro Möller, Ney Calazans, Fe...
ITC
1991
IEEE
80views Hardware» more  ITC 1991»
13 years 12 months ago
An Intelligent Approach to Automatic Test Equipment
In diagnosing a failed system, a smart technician would choose tests to be performed based on the context of the situation. Currently, test program sets do not fault-. isolate wit...
William R. Simpson, John W. Sheppard
ET
2008
92views more  ET 2008»
13 years 8 months ago
Hardware and Software Transparency in the Protection of Programs Against SEUs and SETs
Processor cores embedded in systems-on-a-chip (SoCs) are often deployed in critical computations, and when affected by faults they may produce dramatic effects. When hardware harde...
Eduardo Luis Rhod, Carlos Arthur Lang Lisbôa...
FCCM
2006
IEEE
133views VLSI» more  FCCM 2006»
14 years 2 months ago
A Scalable FPGA-based Multiprocessor
It has been shown that a small number of FPGAs can significantly accelerate certain computing tasks by up to two or three orders of magnitude. However, particularly intensive lar...
Arun Patel, Christopher A. Madill, Manuel Salda&nt...
SAMOS
2007
Springer
14 years 2 months ago
Online Prediction of Applications Cache Utility
— General purpose architectures are designed to offer average high performance regardless of the particular application that is being run. Performance and power inefficiencies a...
Miquel Moretó, Francisco J. Cazorla, Alex R...