Sciweavers

643 search results - page 44 / 129
» Architectures for function evaluation on FPGAs
Sort
View
CASES
2000
ACM
14 years 1 months ago
Flexible instruction processors
This paper introduces the notion of a Flexible Instruction Processor (FIP) for systematic customisation of instruction processor design and implementation. The features of our app...
Shay Ping Seng, Wayne Luk, Peter Y. K. Cheung
FPGA
2006
ACM
129views FPGA» more  FPGA 2006»
14 years 1 months ago
Power-aware RAM mapping for FPGA embedded memory blocks
Embedded memory blocks are important resources in contemporary FPGA devices. When targeting FPGAs, application designers often specify high-level memory functions which exhibit a ...
Russell Tessier, Vaughn Betz, David Neto, Thiagara...
TODAES
2008
158views more  TODAES 2008»
13 years 10 months ago
Designing secure systems on reconfigurable hardware
The extremely high cost of custom ASIC fabrication makes FPGAs an attractive alternative for deployment of custom hardware. Embedded systems based on reconfigurable hardware integ...
Ted Huffmire, Brett Brotherton, Nick Callegari, Jo...
ICPR
2004
IEEE
14 years 11 months ago
Integration Frameworks for Large Scale Cognitive Vision Systems - An Evaluative Study
Owing to the ever growing complexity of present day computer vision systems, system architecture has become an emerging topic in vision research. Systems that integrate numerous m...
Christian Bauckhage, Gerhard Sagerer, Markus Vincz...
DAC
1999
ACM
14 years 11 months ago
Graph Coloring Algorithms for Fast Evaluation of Curtis Decompositions
Finding the minimum column multiplicity for a bound set of variables is an important problem in Curtis decomposition. To investigate this problem, we compared two graphcoloring pr...
Marek A. Perkowski, Rahul Malvi, Stan Grygiel, Mic...