Sciweavers

314 search results - page 16 / 63
» Arithmetic Coding for Low Power Embedded System Design
Sort
View
ISLPED
1999
ACM
137views Hardware» more  ISLPED 1999»
14 years 1 days ago
Energy-efficient design of battery-powered embedded systems
—Energy-efficient design of battery-powered systems demands optimizations in both hardware and software. We present a modular approach for enhancing instruction level simulators ...
Tajana Simunic, Luca Benini, Giovanni De Micheli
RTCSA
2009
IEEE
14 years 2 months ago
Towards Hardware Support for Common Sensor Processing Tasks
—Sensor processing is a common task within many embedded system domains, such as in control systems, the sensor feedback is used for actuator control. In this paper we have surve...
Adwait Gupte, Phillip Jones
ISSS
2002
IEEE
151views Hardware» more  ISSS 2002»
14 years 19 days ago
Tuning of Loop Cache Architectures to Programs in Embedded System Design
Adding a small loop cache to a microprocessor has been shown to reduce average instruction fetch energy for various sets of embedded system applications. With the advent of core-b...
Frank Vahid, Susan Cotterell
EUROMICRO
2000
IEEE
14 years 4 days ago
A Simulink(c)-Based Approach to System Level Design and Architecture Selection
We propose a design flow for low-power and low-cost, data-dominated, embedded systems which tightly integrate different technologies and architectures. We use Mathworks’ Simuli...
Luciano Lavagno, Begoña Pino, Leonardo Mari...
CASES
2006
ACM
14 years 1 months ago
FlashCache: a NAND flash memory file cache for low power web servers
We propose an architecture that uses NAND flash memory to reduce main memory power in web server platforms. Our architecture uses a two level file buffer cache composed of a re...
Taeho Kgil, Trevor N. Mudge