Sciweavers

444 search results - page 13 / 89
» Automated Logical Verification Based on Trace Abstractions
Sort
View
VLSID
2009
IEEE
182views VLSI» more  VLSID 2009»
14 years 2 months ago
Fuzzy Logic Based Guidance to Graph Grammar Framework for Automated Analog Circuit Design
Abstract— This paper introduces a fuzzy logic based guidance architecture to a graph grammar framework for automated design of analog circuits. The grammar generates circuit topo...
Angan Das, Ranga Vemuri
CADE
2009
Springer
14 years 8 months ago
Real World Verification
Scalable handling of real arithmetic is a crucial part of the verification of hybrid systems, mathematical algorithms, and mixed analog/digital circuits. Despite substantial advanc...
André Platzer, Jan-David Quesel, Philipp R&...
DAC
2003
ACM
14 years 8 months ago
Coverage directed test generation for functional verification using bayesian networks
Functional verification is widely acknowledged as the bottleneck in the hardware design cycle. This paper addresses one of the main challenges of simulation based verification (or...
Shai Fine, Avi Ziv
AICOM
2010
127views more  AICOM 2010»
13 years 7 months ago
Interactive verification of concurrent systems using symbolic execution
This paper presents an interactive proof method for the verification of temporal properties of concurrent systems based on symbolic execution. Symbolic execution is a well known a...
Simon Bäumler, Michael Balser, Florian Nafz, ...
CAISE
1997
Springer
13 years 11 months ago
Towards Method-Driven Trace Capture
Abstract: Traceability is a prerequisite for managing the evolution of (software) systems. Assuring overall traceability of a system development process, i.e., capturing and interr...
Klaus Pohl, Ralf Dömges, Matthias Jarke